An evolvable combinational unit for FPGAs
| Main Authors: | , |
|---|---|
| Format: | Article |
| Language: | Slovak English |
| PhysicalDescription: | Grafy, fotogr., sch., tab. |
| ISSN: | 1335-9150 |
| Subjects: |
Similar Items
Logické systémy kombinačné obvody
by: Frištacký, Norbert, 1931-2006
Published: (1977)
by: Frištacký, Norbert, 1931-2006
Published: (1977)
Highly efficient twin module structure of 64-bit exponential function implemented on SGI RASC platform
by: Wielgosz, Maciej, et al.
by: Wielgosz, Maciej, et al.
Built-in self-test quality assessment using hardware fault emulation in FPGAs
by: Parreira, Abílio Mendes, et al.
by: Parreira, Abílio Mendes, et al.
Functional testing of processor cores in FPGA-based applications
by: Wegrzyn, Mariusz, et al.
by: Wegrzyn, Mariusz, et al.
