A novel methodology for reducing the power supply voltage drop at the core of IC's chips
| Main Author: | |
|---|---|
| Format: | Article |
| Language: | Slovak English |
| PhysicalDescription: | Sch. |
| ISSN: | 1335-3632 |
| Subjects: |
| Item Description: | Biogr. údaje |
|---|---|
| Physical Description: | Sch. |
| ISSN: | 1335-3632 |
| Bibliography: | Bibliogr. odkazy |
