MINIMAL SETS OF TEST CONFIGURATIONS FOR THE LOGIC CELLS OF XILINX, ALTERA AND LUCENT FPGAs

Bibliographic Details
Main Authors:	Portal, J. M. (Author), Figueras, J. (Author), Renovell, M. (Author), Zorian, Y. (Author)
Format:	Article
Language:	English

Similar Items