Skip to content
Book Bag:
0
items
(Full)
Login
Language
English
Slovak
Catalog
Catalog Books
Articles
Catalog ONDV
Catalog OND
All Fields
Title
Author
Subject
Call Number
ISBN/ISSN
Find
Advanced
Hardware Reset Implementation...
Cite this
Print
Export Record
Export to MARC
Export to BibTeX
Export to Jednoduchý textový výpis
Export to ISBD (text)
Export to Citácia ISO 690 (HTML)
Export to Citácia ISO 690 (.doc)
Add to Book Bag
Remove from Book Bag
Permanent link
Hardware Reset Implementation in Multiple FPGA Watchdog System
Bibliographic Details
Main Authors:
Ďuríček, Maroš
(Author)
,
Pohronská, Mária
(Author)
,
Krajčovič, Tibor, 1960-2024
(Author)
Format:
Article
Language:
English
Subjects:
články zo zborníkov
Pozri predplatné
Predplatné
Kliknite na „Pozri predplatné“.
Holdings
Description
Similar Items
Staff View
Similar Items
Watchdog Processor and Dynamic Reconfiguration of Multiprocessor Systems
by: Krajčovič, Tibor, 1960-2024
A MULTI-ALPHABET ARITHMETIC CODING HARDWARE IMPLEMENTATION FOR SMALL FPGA DEVICES
by: Biasizzo, Anton, et al.
Reset
by: Tintera, Amy
Published: (2013)
Hardware-accelerated Rule-based Systems for Embedded Platforms
by: Pohronská, Mária, et al.
Implementation of Scalable Montgomery Multiplication Coprocessor in Altera Reconfigurable Hardware
by: Drutarovský, Miloš, 1965-, et al.