A high - speed multiplier coprocessor unit based on FPGA

Similar Items

• An FPGA implementation of a Montgomery multiplier over GF(2M)
  by: Mentens, Nele, et al.
• Fault-tolerant FPGA-based systems
  by: Elshafey, Khaled A., et al.
• Functional testing of processor cores in FPGA-based applications
  by: Wegrzyn, Mariusz, et al.
• Custom FPGA cryptographic blocks for reconfigurable embedded Nios processor
  by: Drutarovský, Miloš, 1965-, et al.
• Systémy VISION a FPGA - jedinečné spojenie